Abstract-The Solid State Transformer (SST) is an attractive solution for highly flexible, cost-effective, compact and efficient power transfer among different grids. Furthermore, a threeport topology is proven as a suitable solution to integrate energy storage resources, the key functionality of emerging SST concept. Among other alternatives, the resonant LLC series resonant converter (SRC) is the cost-effective solution to implement the DC-transformer functionality, which is a core part of the SST. This paper addresses the power sharing characteristics and the zero-voltage switching (ZVS) conditions of a galvanically isolated three-port SRC, operated in DC-transformer mode. A mathematical model, which effectively decouples principal from circulating currents and power flows, is proposed and developed. This new mathematical framework eases the analysis; and reveals a constant power sharing characteristic tightly dominated by the resonant tank parameters even though some degrees of freedom are allowed thanks to the introduction of a differential voltage at the input terminals. Subsequently, design aspects and assessments of working operation conditions are also reported. The accuracy of the proposed model is verified by experimental validation on a labscale prototype.
S
OLID State Transformer (SST) defines an emerging technology aiming for a more reliable, flexible, compact and efficient alternative to bulky line-frequency transformers (LFTs). The SST concept includes power conversion among DC and/or AC grids of a different kind [1] - [4] . The high expectations from SST solutions also include new functionalities, such as integration of energy storage, which can be made by multi-port topologies [5] - [10] . SST is already a competitive solution in several applications such as traction propulsion chain [11] , [12] , on-board distribution networks for marine [13] , [14] , photovoltaic parks [15] , offshore wind-farms [16] , data centers [17] , or distribution in urban areas [18] . Fig. 1 shows a three-port SST solution with integrated energy storage. The overall system comprises two main kinds of subsystems: (i) DC external grids, which are interfaced by an active front-end that tightly regulate voltage/current/power at their terminals; different high level regulation strategies may be considered at this stage [1] - [4] . ( ii) The DC-transformer operation is implemented using a three-port LLC series resonant converter; it provides voltage adaptation, natural power sharing and galvanic isolation among the different electric subsystems (in a similar manner as LFT) [4] , [11] , [12] . It provides a tight voltage coupling between the three ports and may, therefore, be operated in open-loop; the power conversion blocks work at a relatively high switching frequency that allows to drastically decrease the size of the so-called medium frequency transformer (MFT) [4] , [11] , [12] , [19] , [20] . Meanwhile, there is an ever increasing number of works focused on the system-level advantages of SST, the state-of-theart addressing multi-port SRC based DC-transformer contains only a few works [5] - [10] . From these works, there is an overall agreement that the resonant frequency has to be the same for all the ports, which implies a careful design of the resonant tank and parameters as well as the operation with 50% duty cycle and equal switching frequency for all the active terminals. The suitability for integration of low vottage (LV) storage elements (batteries or ultra-capacitors) is presented in [8] . Clearly, besides the feasibility of the multi-port SRC topologies, a systematic and rigorous mathematical analysis describing the natural power sharing principles is not available in the literature. The systematic evaluation is needed to address the limits of the topology and derive design rules that permit to consider the technology at an industry level. And even though the modelling with the well known First Harmonic Approximation (FHA) [6] , [7] is possible, the detailed description of the waveforms, required for the soft switching and the losses evaluation is not captured by this method.
To cover the lack of analysis that may help in the elaboration of design rules, this paper presents a rigorous mathematical modeling of the three-port LLC-based DC transformer; the natural power sharing, as a function of the MFT parameters, is derived and characterized. To do so, an equivalent model that simplifies significantly the original mathematical model of the multi-port DC transformer, but still enables the precision required for the soft switching characterization, is proposed. Subsequently, it is discussed how the natural power sharing can be modified by acting on the input voltages; the influence of the source voltages is accurately quantified using the proposed model. This part of the analysis gives an idea of how effective is SST regulation at an interface level (point i) of the operation described above). The conditions that lead to a loss of zero-voltage switching (ZVS) operation, and hence to a potential efficiency drop, are also identified from the equivalent model provided. Comprehensive experimental tests fully verify the theoretical modelling and, therefore, validate the proposed design insights.
The organization of the rest of the paper is summarized as follows. The next section presents the problem description and the modelling challenges to provide self-contained design guidelines. Section III shows the proposed mathematical approach, which is based on a change of variable that allows obtaining two equivalent decoupled systems. Section IV derives the power sharing characteristics as a function of the MFT parameters, input-voltages and losses. Section V shows the ZVS regions for the DC-transformer operation. Section VI shows and discusses the experimental results. Finally, the conclusion summarizes the most important findings.
II. cIrcuIt and proBleM descrIptIon
While all three ports are made from active switching elements, they can be operated with active switching actions or be used as passive diode rectifier, depending on the power flow. The mode of operation analyzed in details in this paper, considering the DC-transformer with two inputs and one output, is depicted in Fig. 2 . The circuit includes a three-winding MFT with the number of turns given by n 1 , n 2 , n 3 . The input ports (1 and 2) are active sources equipped with two resonant tanks of the identical resonant frequency f res composed by the capacitors C 1 and C 2 ′ combined with the leakage inductance L 1 and L′ 2 . The third port acts as a passive load. The semiconductors of the input ports are switched at the same fixed frequency with a constant duty-cycle of 50% and the same phase [10] . In order to benefit not only from ZVS [21] and reduced turn-off current on the primary switches but also from zero-current switching (ZCS) on the secondary diode rectifier, the switching frequency is set slightly below the resonant frequency (f sw < f res ) [22] . The DC bus capacitors C DC are sized much bigger than the resonant capacitors, so, for the purpose of modelling their voltage V DC can be considered constant; i.e., square-wave voltage sources of amplitude V 1 = /2 and V 2 ′ = ′ /2 are considered. The power transferred to the load port ( P load = P 3 ) is the sum of both contributions P 1 and P 2 from each active ports.
The converter is sized to be operated in a half-cycle discontinuous mode (HC-DCM) [23] over its complete operating range [10] . Thus two intervals can be identified per half-period, as depicted in Fig. 3 and detailed in the following. It may also be noticed that, for modelling purposes, the circuit parameters L 2 ′, C ′ 2 , V 2 ′ and V 3 ′ are referred to the port 1 of the transformer and represented by 3 (for the sake of simplicity, a loss-less converter without parasitic resistances, i.e., R 1 = R 2 = 0, is considered firstly). During the interval W, the two active ports are delivering power to the load as well as the magnetizing current i m ; the voltage seen at the magnetizing inductance terminals is clamped by the voltage on the load port due to the conduction of the diodes [9] , [10] . When the output diode rectifier stops conducing, interval X starts. The two active ports are only supporting i m , and the magnetizing inductance terminals are no longer clamped, while the load is supported by the output capacitors. Intervals Y and Z are the same as W and X respectively with opposite voltage and current polarity. The circuit time-domain equations should be calculated for each interval. For the interval W, the two input (k = 1, 2) voltages, and currents are given respectively by:
The voltage and current of the third port (output) are given by:
Topology of a three-port resonant DC-DC converter working as DC transformer (two actively switched ports and one passive load). The Laplace transform with initial conditions is considered to obtain time-domain expressions. From the step response at t = 0, and assuming ideal voltage sources, of amplitudes V 1 , V 2 and V 3 , respectively:
Expressions for i 1 (s) and i 2 (s) can be simplified by introducing
Back in time domain, it yields:
For the interval X, the voltage equations are:
Using the Laplace transform and the initial conditions i 1 (t 1 ),
And subsequently, it yields:
Solving the system given by the equations (9), the three currents in the interval X become:
with the constants being equal to:
By inspection of (10) and (11), the two input subsystems are strongly coupled during the X interval. Eventually, in the search for insightful design guidelines, dealing with a high order highly coupled model has been found forbiddingly complex. Alternatively, a change of variable taking into account the topology is proposed, as detailed in the next section.
III. proposed Model
A systematic analytic development, based on changes of variable, which permits to derive power sharing rules is provided in this section. The idea is to obtain a set of variables that are decoupled during all the intervals. Looking at the parallel/series symmetries in Fig. 2 , the following substitutions in (5) and (10) are proposed. A common mode equivalent or parallel combination of the input ports is identified. The input voltage and current become (12) while the parallel equivalent resonant tank is given by (13) Then, the differential mode equivalent is characterized by the voltage and current expressed as 
The series combination of the resonant tank gives (15) The "P" and "S" subscripts refer to parallel and series equivalents, but may be also related to common and differential modes. After substituting original variables by "P" and "S" equivalents, the interval W circuit is described by
Similarly, for the interval X
It is worth noting that i W S (t) and i X S (t) can be merged in (20) which holds valid for all intervals defined by (0, t sw /2). After the transformation, two fully decoupled "P" and equivalent systems are obtained. The sub-circuits correspond to each circuit and interval are depicted in Figs. 4 and 5. By inspection of Figs. 4 and 5, the power delivery to the load depends on the "P" circuit, meanwhile the "S" circuit represents power re-circulation between the sources.
IV. power sharIng expressIons
As early mentioned, the ideal loss-less case is considered firstly (in order to ease the mathematical development). However, the losses are also included in subsection IV-B, since they have a relevant role in the power sharing characteristics.
A. Ideal Case
The power delivered to the load is modelled in the "P" circuit (cf., Fig. 4 ), which is defined by (21) It should be noticed that "S" circuit is purely reactive (cf., The average power transferred to the load by each active port (k = 1, 2) is given by (23) Development of this expression for the port 1, and also having into account (22) and the changes of variable in (12) to (15) , gives (24) And, for the second port (25) By inspection of (24) and (25), in a rated condition, the part of the total power that corresponds to each port is a function of the MFT leakage inductances. A deviation from the ratio is caused by the presence of a differential voltage V S (which may be regulated outside the resonant multi-port stage), but will, in practice, remain rather small as V S << V P is expected.
At this point, it is key to stress that the "P" and "S" equivalents permit to calculate the power sharing rules without needing to solve the initial conditions of the circuit, which drastically eases the analysis and reveals design rules insights based on natural power sharing characteristics.
Anyway, as the equivalent circuits "P" and "S" are fully decoupled, the steady-state boundary conditions may be calculated solving:
Fig . 4 . "P" equivalent intervals and sub-circuits (common mode power component). 
These expressions are employed to assess the ZVS conditions, in Section V.
1) Worst Case Analysis for Tolerances of the Resonant Tank Parameters
If tolerance values are considered for the resonant tank parameters, the assumption of an identical resonant frequency for both resonant tanks, used to get (4), is no longer valid and . The expressions for power sharing becomes: The worst case scenarios correspond to the values that maximize/minimize < P 1 > and < P 2 >; by inspection of (29) and (30) these correspond to the combinations of i) ( L 
B. Consideration of System Losses
The circuit losses during operation, such as conduction and switching ones, are reflected on the system dynamics and, therefore, can be modeled by equivalent resistors [24] . An a priory estimation of their values is a complex task, but they can be measured from the experimental curves [24] . Equivalent series resistors per port (i.e., R 1 and R 2 ) are included in the analysis, with R 1 /L 1 ≈ R 2 /L 2 being assumed. Subsequently, the "P" and "S"equivalents are defined as
Figs. 4 and 5 already include these terms. (23) is re-calculated considering the voltage drops at R P and R S and also taking into account that (22) is no longer true (i.e., "S" circuit is not purely reactive) and gives:
The losses are included within the new terms in (32):
It has to be noted that the active component of the differential current i S (t) is due to the presence of R S . In order to simplify the notation, the factor k 12 and k 21 are introduced and are given by:
Since k 12 and k 21 are smaller than 1 and V S << V P , the second term of (32) becomes very small and can be neglected. If the same is applied to the losses, which are also expected very small, (32) can be simplified in (35) which leads to the graphical representation of Fig. 6 . V. assessMent of zVs operatIon ZVS operation is defined electrically by a set of conditions described in Fig. 7 . First, during the turn-on event of a semiconductor, the dead time T dt,k (adequately applied for the selected semiconductor voltage class) must be shorter than T D,k (according to Fig. 7 , this interval starts with a load switching event and ends when i k (t) crosses zero): i.e, Second, the current flowing through the switch during T dt,k must be large enough to charge the output capacitance C oes,k (available from semiconductor data-sheet): from 0 to V dc,k during the turning off; from V dc,k to 0 during the turning on. This condition can be mathematically described by (37) with Q o,k being the integral of current during T dt,k . For a given operation point, Q o,k can be approximated by the area of the trapeze defined by:
Currents i 1 (t) and i 2 (t) are needed to assess ZVS conditions at any operation point. The use of "P" and "S" equivalents helps in this assessment. First the original variables i 1 and i 2 are considered with the inverse of (12) and (14) . (39) The initial conditions of i P (t) may be evaluated in function of P P as well as i S (t) is expressed in function of P S and the ZVS conditions may be verified over the complete operation plane defined by P 1 and P 2 . Applying bi-port LLC design rules [25] to the "P" circuit, ZVS can be ensured on the axis given by k 21 /k 12 . By inspection of Fig. 7, Fig. 6 and (39) , it can be noticed that the presence of increasing i S tends to push one of the subsystems out of the ZVS condition. This is illustrated in Fig. 8 which reveals the ZVS region over the plane (P 1 , P 2 ). It can be drawn that by sizing the resonant tank (L 1 and L 2 ) adequately, the ZVS region can be influenced in order to match a specific operation region.
VI. experIMental results
To demonstrate the validity of the developed model and power sharing in practice, a 4 kW rated converter comprising a three-winding transformer with a 1:1:1 turn ratio is realized. Fig. 9 shows a photograph of the lab-scale prototype. The P P P P s 6 . Graphical representation of P 1 and P 2 in function of P P and P S . The axis where P S = 0 is defined by the resonant tank design with k 12 and k 21 . MFT is designed to be operated at f sw = 12 kHz. The load port has a leakage inductance around 0.8 μH, and the two active ports are equipped with resonant tanks with the parameters presented in Table I . Assuming a 5% tolerance for the resonant tank components in Table I , the maximum deviations for P 1 and P 2 are 6.8% and 3.4%, respectively. The voltages V 1 and V 2 are generated with two DC power supplies, allowing to vary precisely the voltage of the two DC buses and test various operating points around 360 V. The three half-bridge converters are made of PEB-4046 modules from Imperix [26] which integrates the two IGBTs (IXYS MMIX1X200N60B3H1) and the DC-bus capacitors (825 μF). Two of them (on ports 1 and 2) are actively switched at f sw while the third one is passive and is used as a rectifier.
The experiments is carried out with resistive loads rated to 1, 2, 3 and 4 kW. Fig. 10 shows figure of merit for different load conditions, which are in good agreement with the model, i.e., the amplitude of two input currents are proportional to the load and have the ratio as defined by the components of the resonant tanks in Table I . Then, for the 4 kW load, different values of V S , between -15 V and 25 V, are considered in order to show the effects of circulating currents. Fig. 11 shows the measured current waveforms for two different operating points. The powers P 1 , P 2 and P 3 are directly measured at the DC terminals (using a N4L PPA5500 power analyzer). Power analyzer measurements well match calculations computed from the time-domain waveforms (acquired by the oscilloscope). P P and P S are computed from these latter. Fig. 12 depicts the influence of the tank impedance ratio on the sharing of P P between P 1 and P 2 . The natural sharing characteristic is defined by the tank design and is maintained with changing load on the output (third) port. The losses effects on this result are clear: when the output power increases, the weight of losses terms in (32) is smaller and, therefore, (24)- (25) are more accurate. However, when P P is small, all the terms of (32) have an impact. In order to deep into the accuracy of the model with losses consideration, Figs.13 and 14 are assessed. The effect of V S on P S is shown in Fig. 13 , illustrating that for the constant output load, the power sharing is highly sensitive to variation of V S . The impact of V S on the efficiency is depicted in Fig. 14 for the different loads although the lab set-up hardware has not been optimized in that sense, and its purpose is to validate power sharing characteristics.
VII. conclusIon
This paper presents the model and the power sharing characteristics for a three-terminal SRC based DC-transformer for SST applications requiring an energy storage functionality. Among the possible modes of operation, the one considering 11 . Resonant current waveforms (oscilloscope import) from measurement at 4 kW. The currents i 1 and i 2 are affected by the introduction of differential voltage V S , but the current to the load, namely i 3 is not affected. To be noted that from t = −40 μs to 0, the currents flow in S 1L , S 2L and D 3L while from t = 0 to 40 μs, the currents currents circulate in S 1H and S 2H and S 3H . Fig. 12 . On the left, powers (P 1 in blue and P 2 in red) and, on the right, their corresponding sharing part P k /(P 1 + P 2 ) when V S = 0. Apart from some deviations at light load conditions, the power sharing is constant and reflecting the ratio of the inductance defined in Table I , namely L 2 /(L 1 + L 2 ) = 2/3 and L 1 /(L 1 + L 2 ) = 1/3 (at low power operation, the impact of switching losses, which are load independent and not included in the model, is not negligible). two inputs and one output is the most complex and is therefore analyzed in this paper. In order to get a compact analytic solution, a model based the separation of the power flow into a main power (from the active ports to the load port) and a circulating power (between the active ports) is proposed ("P" and "S" equivalent circuits). The modelling reveals that the natural power sharing is mostly impacted by the resonant tank design parameters. The sharing is preserved in the absence of differential voltage between the active ports and can be, to some extent, influenced by further manipulation on the differential voltage which introduces a circulating power flow (influenced as well by the losses and parasitic resistances). However, if high circulating currents are forced, the ZVS conditions may be compromised. This gives basic design insights to size the resonant tank inductances in a way to benefit from soft switching in a specified operating region. The experimental results, obtained with a lab-scale prototype, match and effectively verify the proposed model. 
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